[mvapich-discuss] Intel Complier Flags and mpicc, etc.

Novosielski, Ryan novosirj at ca.rutgers.edu
Tue Jan 13 17:40:45 EST 2015





On Jan 13, 2015, at 16:51, Jonathan Perkins <perkinjo at cse.ohio-state.edu<mailto:perkinjo at cse.ohio-state.edu>> wrote:

On Tue, Jan 13, 2015 at 03:09:37PM -0500, Novosielski, Ryan wrote:
Hi there,

This question probably has a simple answer but I’m not seeing it in
the documentation. I’m attempting to compile some MPI-aware software
that will work on nodes with two different architectures. Intel’s
compilers have something called auto CPU dispatching, and apparently
can build code that works on multiple different types of processors if
you specify the -ax flag and which architectures. However, mpicc and
friends balk at this command line option. What is the right way to
address this sort of thing? I’m using the Intel compilers v15.0.1 and
MVAPICH 2.0, if it matters.

Thanks.

That's interesting.  I don't have experience with this feature and I'm
unsure as to whether things will work even after you get everything
built.

Can you pass along the steps you're taking and the error message that
you receive.  I should be able to help you modify mpicc and friends to
pass this along to icc.

What I'm trying to build is the Amber MD software. I will try to find some examples of the mpicc, etc. lines that fail. Obviously, most of them are set by the configure process.

The way the feature works is apparently by building a binary that can execute code optimized for either processor type. At runtime, some check is invoked to pull in the right libraries or something. It seems it's supposed to work just as compiling separately with both levels of SSE instructions hard-coded would.

--
____ *Note: UMDNJ is now Rutgers-Biomedical and Health Sciences*
|| \\UTGERS      |---------------------*O*---------------------
||_// Biomedical | Ryan Novosielski - Senior Technologist
|| \\ and Health | novosirj at rutgers.edu<mailto:novosirj at rutgers.edu>- 973/972.0922 (2x0922)
||  \\  Sciences | OIRT/High Perf & Res Comp - MSB C630, Newark
    `'
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mailman.cse.ohio-state.edu/pipermail/mvapich-discuss/attachments/20150113/b419a99c/attachment-0001.html>


More information about the mvapich-discuss mailing list